View TDA4850_194489.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

INTEGRATED CIRCUITS
DATA SHEET
TDA4850 Horizontal and vertical deflection controller for VGA/XGA and multi-frequency monitors
Product specification Supersedes data of September 1991 File under Integrated Circuits, IC02 1997 Jun 05
Philips Semiconductors
Product specification
Horizontal and vertical deflection controller for VGA/XGA and multi-frequency monitors
FEATURES * VGA operation fully implemented including alignment-free vertical and E/W amplitude pre-settings * 4th VGA mode easy applicable (XGA, Super VGA) * Multi-frequency operation externally selectable * All adjustments DC-controllable * Alignment-free oscillators * Sync separators for video or horizontal and vertical TTL sync levels regardless of polarity * Horizontal oscillator with PLL1 for sync and PLL2 for flyback * Constant vertical and E/W amplitude in multi-frequency operation * DC-coupling to vertical power amplifier (TDA486X or TDA8351) * Internal supply voltage stabilization with excellent ripple rejection to ensure stable geometrical adjustments. QUICK REFERENCE DATA SYMBOL VP IP Vi sync supply voltage (pin 1) supply current PARAMETER - MIN. 9.2 TYP. 12 40 1 120 - 1.4 - 1.4 1 - - - - - - 1.6 - 1.6 - 60 70 GENERAL DESCRIPTION
TDA4850
The TDA4850 provides economical solutions in VGA/XGA and multi-frequency monitors. The IC incorporates the complete horizontal and vertical small signal processing. VGA-dependent mode detection and settings are performed on chip. In conjunction with TDA486X or TDA8351 (vertical output circuits) both ICs offer an extremely advanced system solution.
MAX. 16 V
UNIT mA V mV V V V V mA mA C
AC-coupled composite video signal with negative-going sync - (peak-to-peak value; pin 9) sync slicing level DC-coupled TTL-compatible horizontal sync signal (peak value; pin 9) slicing level DC-coupled TTL-compatible vertical sync signal (peak value; pin 10) slicing level - 1.7 1.2 1.7 1.2 - - 0
Io V Io H Tamb
vertical differential output current (peak-to-peak value; pins 5 and 6) horizontal sink output current on pin 3 operating ambient temperature
ORDERING INFORMATION TYPE NUMBER TDA4850 PACKAGE NAME DIP20 DESCRIPTION plastic dual in-line package; 20 leads (300 mil) VERSION SOT146-1
1997 Jun 05
2
handbook, full pagewidth
1997 Jun 05
clamping/ blanking pulse vertical amplitude differential vertical output RVOS 8 E/W drive 15 16 12 13 5 6 CVOS CVA AUTOMATIC POLARITY CORRECTION PARABOLA ADJUSTMENT AND OUTPUT 11 14 VERTICAL SYNC INTEGRATOR VERTICAL OSCILLATOR AMPLITUDE CONTROL VERTICAL AMPLITUDE ADJUSTMENT AND OUTPUT parabola amplitude V supply 1 VP (9.2 to 16 V) +VB 4
BLOCK DIAGRAM
Philips Semiconductors
vertical sync (TTL level)
10
VERTICAL SYNC SEPARATOR
+
Horizontal and vertical deflection controller for VGA/XGA and multi-frequency monitors
3
TDA4850
H supply AUTOMATIC POLARITY CORRECTION PLL1 HORIZONTAL OSCILLATOR 17 18 19 CHOS RHOS horizontal flyback PLL2 2 20
4th mode
7
VGA MODE DETECTOR AND OUTPUT
VGA/MULTIFREQUENCY SWITCH
H+V CLAMPING AND BLANKING GENERATOR
SUPPLY AND REFERENCE VOLTAGE
mode detector disable
DC-coupled (TTL level)
9
HORIZONTAL SYNC SEPARATOR (TTL VIDEO SYNC)
HORIZONTAL OUTPUT
3
horizontal drive
AC-coupled (video)
MEH165
Product specification
TDA4850
Fig.1 Block diagram.
Philips Semiconductors
Product specification
Horizontal and vertical deflection controller for VGA/XGA and multi-frequency monitors
PINNING SYMBOL VP FLB HOR GND VERT1 VERT2 MODE CLBL HVS VS EW CVA RVA REW RVOS CVOS PLL1 RHOS CHOS PLL2 PIN 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 DESCRIPTION positive supply voltage horizontal flyback input horizontal output ground (0 V) vertical output 1; negative-going sawtooth vertical output 2; positive-going sawtooth 4th mode output and mode detector disable input clamping/blanking pulse output horizontal sync/video input vertical sync input E/W output (parabola to driver stage) capacitor for amplitude control vertical amplitude adjustment input
MEH168
TDA4850
handbook, halfpage
VP 1 FLB 2 HOR 3 GND 4 VERT1 5
20 PLL2 19 CHOS 18 RHOS 17 PLL1 16 CVOS
TDA4850
VERT2 6 MODE 7 CLBL 8 HVS 9 VS 10 15 RVOS 14 REW 13 RVA 12 CVA 11 EW
E/W amplitude adjustment input (parabola) vertical oscillator resistor vertical oscillator capacitor PLL1 phase horizontal oscillator resistor horizontal oscillator capacitor PLL2 phase Fig.2 Pin configuration.
1997 Jun 05
4
Philips Semiconductors
Product specification
Horizontal and vertical deflection controller for VGA/XGA and multi-frequency monitors
FUNCTIONAL DESCRIPTION Horizontal sync separator and polarity correction An AC-coupled video signal or a DC-coupled TTL sync signal (H only or composite sync) is input on pin 9. Video signals are clamped with top sync on 1.28 V, and are sliced at 1.4 V. This results in a fixed absolute slicing level of 120 mV related to top sync. DC-coupled TTL sync signals are also sliced at 1.4 V, however with the clamping circuit in current limitation. The polarity of the separated sync is detected by internal integration of the signal, then the polarity is corrected. The polarity information is fed to the VGA mode detector. The corrected sync is input signal for the vertical sync integrator and the PLL1 stage. Vertical sync separator, polarity correction and vertical sync integrator DC-coupled vertical TTL sync signals may be applied to pin 10. They are sliced at 1.4 V. The polarity of the separated sync is detected by internal integration, then polarity is corrected. The polarity information is fed to the VGA mode detector. If pin 10 is not used, it must be connected to ground. The separated Vi(sync) signal from pin 10, or the integrated composite sync signal from pin 9 (TTL or video) triggers directly the vertical oscillator. VGA mode detector and mode output The three standard VGA modes and a 4th not fixed mode are decoded by the polarities of the horizontal and the vertical sync input signals. An external resistor (from VP to pin 7) is necessary to match this function. In all three VGA modes the correct amplitudes are activated. The presence of the 4th mode is indicated by HIGH on pin 7. This signal can be used externally to switch any horizontal or vertical parameters. VGA mode detector input For multi-frequency operation the voltage on pin 7 must be externally forced to a level of <50 mV. Vertical amplitude pre-settings for VGA are then inhibited. The delay time between vertical trigger pulse and the start of vertical deflection changes from 575 to 300 s (575 s is needed for VGA). The vertical amplitude then remains constant in a frequency range from 50 to 110 Hz. Clamping and blanking generator
TDA4850
A combined clamping and blanking pulse is available on pin 8 (suitable for the video preamplifier TDA4880). The lower level of 2.1 V can be the blanking signal derived from line flyback, or the vertical blanking pulse from the internal vertical oscillator. Vertical blanking equals to the delay between vertical sync and start of vertical scan. By this, an optimum blanking is achieved for VGA/XGA as well as for multi-frequency operation (selectable via pin 7). The upper level of 3.9 V is the horizontal clamping pulse with internally fixed pulse width of 1 s. A mono flop, which is triggered by the trailing edge of the horizontal sync pulse, generates this pulse. PLL1 phase detector The phase detector is a standard one using switched current sources. The middle of the sync is compared with a fixed point of the oscillator sawtooth voltage. The PLL filter is connected to pin 17. Horizontal oscillator This oscillator is a relaxation type oscillator. Its frequency is determined mainly by the capacitor on pin 19. A frequency range of one octave is achieved by the current on pin 18. The 1 control voltage from pin 17 is fed via a buffer amplifier and an attenuator to the current reference pin 18 to achieve a high DC loop gain. Therefore, changes in frequency will not affect the phase relationship between horizontal sync pulses and line flyback pulses. PLL2 phase detector This phase detector is similar to the PLL1 phase detector. Line flyback signals (pin 2) are compared with a fixed point of the oscillator sawtooth voltage. Delays in the horizontal deflection circuit are compensated by adjusting the phase relationship between horizontal sync and horizontal output pulses. A certain amount of phase adjustments is possible by injecting a DC current from an external source into the PLL2 filter capacitor on pin 20.
1997 Jun 05
5
Philips Semiconductors
Product specification
Horizontal and vertical deflection controller for VGA/XGA and multi-frequency monitors
Horizontal driver This open-collector output stage (pin 3) can directly drive an external driver transistor. The saturation voltage is 300 mV at 20 mA. To protect the line deflection transistor, the horizontal output stage does not conduct at VP < 6.4 V (pin 1). Vertical oscillator and amplitude control This stage is designed for fast stabilization of the vertical amplitude after changes in sync conditions. The free-running frequency fo is determined by the values of RVOS and CVOS. The recommended values should be altered marginally only to preserve the excellent linearity and noise performance. The vertical drive currents I5 and I6 are in relation to the value of RVOS. Therefore, the oscillator frequency must be determined only by CVOS on pin 16. 1 f o = --------------------------------------------------10.8 x R VOS x C VOS Table 2 MODE 1 2 3 4 VGA modes HORIZONTAL/VERTICAL SYNC POLARITY +/- -/+ -/- +/+ HORIZONTAL FREQUENCY (kHz) 31.45 31.45 31.45 fixed by external circuitry VERTICAL FREQUENCY (Hz) 70 70 60 - NUMBER OF ACTIVE LINES 350 400 480 -
TDA4850
To achieve a stabilized amplitude the free-running frequency fo (without adjustment) must be lower than the lowest occurring sync frequency. The contributions shown in Table 1 can be assumed. Table 1 Calculation of fo total spread CONTRIBUTING ELEMENTS Minimum frequency offset between fo and the lowest trigger frequency Spread of IC Spread of R (22 k) Spread of C (0.1 F) Total % 10 3 1 5 19
50 Hz Result for 50 to 110 Hz application: f o = -------------- = 42 Hz 1.19
MODE OUTPUT PIN 7 LOW LOW LOW HIGH
1997 Jun 05
6
Philips Semiconductors
Product specification
Horizontal and vertical deflection controller for VGA/XGA and multi-frequency monitors
LIMITING VALUES In accordance with the Absolute Maximum Rating System (IEC 134). SYMBOL VP V3,7 V8 Vn I2 I3 I7 I8 Tamb Tj Tstg Vesd Note 1. Equivalent to discharging a 200 pF capacitor through a 0 series resistor. THERMAL CHARACTERISTICS SYMBOL Rth(j-a) PARAMETER thermal resistance from junction to ambient CONDITIONS in free air PARAMETER supply voltage (pin 1) voltage on pins 3 and 7 voltage on pin 8 voltage on pins 5, 6, 9, 10, 13, 14 and 18 current on pin 2 current on pin 3 current on pin 7 current on pin 8 operating ambient temperature junction temperature storage temperature electrostatic handling for all pins note 1 CONDITIONS MIN. -0.5 -0.5 -0.5 -0.5 - - - - 0 - -55 -
TDA4850
MAX. +16 +16 +7 +6.5 10 100 20 -10 70 150 +150 300 V V V V
UNIT
mA mA mA mA C C C V
VALUE 65
UNIT K/W
1997 Jun 05
7
Philips Semiconductors
Product specification
Horizontal and vertical deflection controller for VGA/XGA and multi-frequency monitors
CHARACTERISTICS VP = 12 V; Tamb = 25 C; measurements taken in Fig.6; unless otherwise specified. SYMBOL Supply VP IP Vref TC PSRR VP supply voltage (pin 1) supply current 9.2 - 12 40 PARAMETER CONDITIONS MIN. TYP.
TDA4850
MAX.
UNIT
16 -
V mA
Internal reference voltage internal reference voltage temperature coefficient power supply ripple rejection supply voltage (pin 1) to ensure all internal reference voltages Tamb = 20 to 100 C f = 1 kHz sine wave f = 1 MHz sine wave 6.0 - 60 25 9.2 6.25 - 75 35 - 6.5 90 - - 16 V 10-6/K dB dB V
Composite sync input (AC-coupled; V10 = 5 V) Vi sync sync amplitude of video input signal (pin 9) top sync clamping level slicing level above top sync level RS r9 I9 tint allowed source resistance for 7% duty cycle Vi sync > 200 mV differential input resistance charging current of coupling capacitor vertical sync integration time to generate sync pulse during sync V9 > 1.5 V sync on green; RS = 50 - 1.1 90 - - 1.7 7 300 1.32 120 - 80 2.6 10 - 1.5 150 1.5 - 3.4 13 mV V mV k A s
Horizontal sync input (DC-coupled, TTL-compatible) Vi sync tp tr, tf I9 sync input signal (peak value; pin 9) slicing level minimum pulse width rise time and fall time input current V9 = 0.8 V V9 = 5.5 V Automatic horizontal polarity switch (H-sync on pin 9) tp H/tH tp Vi sync I10 tp V horizontal sync pulse width related to tH (duty cycle for automatic polarity correction) delay time for changing sync polarity - 0.3 - - - 1.4 - - 30 1.8 - 1.6 10 300 % ms 1.7 1.2 700 10 - - - 1.4 - - - - - 1.6 - 500 -200 10 V V ns ns A A
Vertical sync input (DC-coupled, TTL-compatible; V-sync on pin 10) sync input signal (peak value; pin 10) slicing level input current maximum vertical sync pulse width for automatic vertical polarity switch 0 < V10 < 5.5 V 1.7 1.2 - - V V A s
1997 Jun 05
8
Philips Semiconductors
Product specification
Horizontal and vertical deflection controller for VGA/XGA and multi-frequency monitors
SYMBOL PARAMETER CONDITIONS MIN. - - 2 - TYP.
TDA4850
MAX.
UNIT
Horizontal mode detector output (VGA mode) V7 output saturation voltage LOW (for modes 1, 2 and 3) output voltage HIGH I7 load current to force VGA mode-dependent vertical and parabola amplitudes output current VGA/multi-frequency mode switch V7 input voltage LOW to force multi-frequency mode 0 - 50 mV I7 = 6 mA mode 4 modes 1, 2 and 3 mode 4 0.275 - - 0 0.33 VP 6 - V V mA mA
Horizontal comparator PLL1 V17 I17 fosc fosc TC H/tH R18 V18 V18 V2 upper control voltage limitation lower control voltage limitation control current see Fig.3 Horizontal oscillator centre frequency deviation of centre frequency temperature coefficient relative holding/catching range external oscillator resistor voltage at reference current input (pin 18) control voltage PLL1 and PLL2 locked; Vref = 6.25 V R18 = 12 k (pin 18); C19 = 2.2 nF (pin 19) - - - 6 9 - - - - - H-scan; V8 < 0.9 V H-flyback; V8 > 1.8 V td/tH V20 I20 t/tH delay between middle of sync and middle of H-flyback related to tH upper control voltage limitation lower control voltage limitation control current PLL2 control range related to tH -0.5 - - - - - 30 31.45 - - 6.5 - 3.125 205 - 3.0 150 7.3 18 - - - - - - -0.2 - - - - - kHz % 10-6/K % k V mV - - - 5.0 1.2 300 - - - V V A
Horizontal PLL2; see Fig.3 upper clamping level of flyback input lower clamping level of flyback input H-flyback slicing level I2 input current I2 = 6 mA I2 = -1 mA 5.5 -0.75 3.0 - - 3.2 4.6 1.6 200 - V V V mA mA % V V A %
1997 Jun 05
9
Philips Semiconductors
Product specification
Horizontal and vertical deflection controller for VGA/XGA and multi-frequency monitors
SYMBOL PARAMETER CONDITIONS MIN. - - 42 horizontal output off horizontal output on - - - 1.8 1.8 3.5 2.3 0.8 - TYP. - - 45 5.3 5.6 - 2.1 2.1 3.9 2.9 1.0 40
TDA4850
MAX.
UNIT
Horizontal output (open-collector); see Fig.3 V3 tp/tH VP output voltage LOW tH duty cycle threshold to activate too low supply voltage protection I3 = 20 mA I3 = 60 mA 0.3 0.8 48 - - V V % V V
Horizontal clamping/blanking generator output; see Fig.3 V8 output voltage LOW blanking output voltage clamping output voltage I8 t8 tclp S internal sink current for all output levels clamping pulse start clamping pulse width steepness of rise and fall times H and V scanning internal V blanking external H blanking H-sync on pin 9 H and V scanning 0.9 2.4 2.4 4.3 3.5 1.2 - V V V V mA s ns/V
with end of H-sync
Vertical oscillator (Vref = 6.25 V) fo fV V15 td vertical free-running frequency nominal vertical sync range voltage on pin 15 delay between sync pulse and start of vertical scan in VGA/XGA mode, activated by an external resistor on pin 7 in multi-frequency mode I12 C12 Io control current for amplitude control capacitor for amplitude control mode 3; I13 > -135 A; R15 = 22 k Io = 1 mA V7 < 50 mV R15 = 22 k; C16 = 0.1 F no fo adjustment R15 = 22 k measured on pin 8 500 240 - - 575 300 200 - 650 360 - 0.33 s s A F 40 50 2.8 42 - 3.0 43.3 110 3.2 Hz Hz V
Vertical differential output; see Fig.4 differential output current between pins 5 and 6 (peak-to-peak value) maximum offset current error maximum linearity error 0.9 - - 1.0 - - 1.1 2.5 1.5 mA % %
1997 Jun 05
10
Philips Semiconductors
Product specification
Horizontal and vertical deflection controller for VGA/XGA and multi-frequency monitors
SYMBOL PARAMETER CONDITIONS MIN. - Io max (100%) Io min (typically 58%) Io/t VGA mode-dependent pre-settings activated by an external resistor on pin 7 mode 1 mode 2 mode 3 mode 4 multi-frequency operation (VGA operation V7 < 50 mV disabled) E/W output; note 2 V11 bottom output signal during mid-scan (pin 11) top output signal during flyback TC temperature coefficient of output signal E/W amplitude adjustment (parabola); see Fig.4 V14 I14 input voltage (pin 14) adjustment current 100% parabola typically 28% parabola Notes to the Characteristics 1. Io/t relative to value of mode 3. - -110 - 5.0 -120 0 internally stabilized 1.05 4.1 - 1.2 4.35 - note 1; see Table 2 116.1 102.0 - - - 116.8 102.2 100 100 100 -110 - TYP.
TDA4850
MAX. - -135 -
UNIT
Vertical amplitude adjustment (in percent of output signal) V13 I13 input voltage adjustment current 5.0 -120 0 V A A
117.5 102.5 - - -
% % % % %
1.35 4.6 250 - -135 -
V V 10-6/K
V A A
2. Parabola amplitude tracks with mode-dependent vertical amplitude but not with vertical amplitude adjustment. Tracking can be achieved by a resistor from vertical amplitude potentiometer to pin 14.
1997 Jun 05
11
Philips Semiconductors
Product specification
Horizontal and vertical deflection controller for VGA/XGA and multi-frequency monitors
TDA4850
handbook, full pagewidth
H-sync (VGA) 15% 4.6 V sawtooth of horizontal oscillator 42.5% 1.6 V 39.5% control current of PLL1 85%
line flyback pulse on pin 2
current control of PLL2
3.9 V 1 s clamping pulse clamping and blanking pulses on pin 8 PLL2 control range (minimum 30%) 2.1 V H + V blanking pulse 0.7 V horizontal output pulse with 45% duty cycle
MEH170
Fig.3 Horizontal timing diagram.
1997 Jun 05
12
Philips Semiconductors
Product specification
Horizontal and vertical deflection controller for VGA/XGA and multi-frequency monitors
TDA4850
handbook, full pagewidth
4.0 V(2) 3.8 V
sawtooth voltage on pin 16
1.4 V internal timing pulse
V trigger pulse
trigger inhibit window
,,,,,,,,,, ,,,,,,,,,,
2.1 V 0.7 V
amplitude control pulse
vertical blanking pulse on pin 8
550 A on pin 6 differential output currents 50 A on pin 5
4.5 V E/W parabola on pin 11 100 s 150 s 50 s(1) 325 s 19.4 to 8.5 ms (50 to 110 Hz)
MHA711
1.2 V
(1) In multi-frequency mode. (2) For free-running oscillator.
Fig.4 Vertical and E/W timing diagram.
1997 Jun 05
13
VS 8 Vref clamping 3.9 V Vref 7 x VBE blanking 2.1 V 1.28 V 7.3 V 1.4 V Vref 3 mA 5V 7.3 V 3V 1 k 2x 7.3 V Vref 7 6 5 4 3 2
HVS
CLBL
MODE
VERT2
VERT1
GND
HOR
FLB
VP
dbook, full pagewidth
1997 Jun 05
+
1 Vref Vref 1.4 V 4V Vref 7.3 V
10
7.3 V
9
7.3 V
Philips Semiconductors
INTERNAL CIRCUITRY
2 k
80
1.4 V
pin
2 k
all inputs and outputs protected in this way except pins 2, 9 and 10
Horizontal and vertical deflection controller for VGA/XGA and multi-frequency monitors
14
TDA4850
3.1 V 300 A Vref 1.4 mA
200 A
+ +
Vref Vref
30 k
20
300 A 260 A Vref 200 A
80 3V 1.2 V 5V 5V 1.6 mA
11 CVA RVA REW
12
13
14
15 RVOS
16 CVOS
17 PLL1
18 RHOS
19 CHOS
20
MEH258
EW
PLL2
Product specification
TDA4850
Fig.5 Internal circuit.
Philips Semiconductors
Product specification
Horizontal and vertical deflection controller for VGA/XGA and multi-frequency monitors
TEST AND APPLICATION INFORMATION
TDA4850
handbook, full pagewidth
composite sync Vi sync horizontal TTL sync vertical TTL sync LOW mode detector disable HIGH 10
47 nF
clamp/blank 4th pulses mode
vertical differential output 47 nF
VP = 9.2 to 16 V
2.7 k H-output H-flyback 9 8 7 6 5 4 3 2 1
TDA4850
11 12 13 39 k 14 39 k 15 16 0.1 F (5%) 220 pF 17 18 12 k (1%) 19 20
0.22 F
220 k E/W output vertical amplitude
220 k parabola amplitude
22 k (1%)
22 k 2.2 nF
2.2 nF (2%)
2.2 nF
MEH169
Fig.6 Test and application circuit (measurements taken at VP = 12 V).
1997 Jun 05
15
Philips Semiconductors
Product specification
Horizontal and vertical deflection controller for VGA/XGA and multi-frequency monitors
PACKAGE OUTLINE DIP20: plastic dual in-line package; 20 leads (300 mil)
TDA4850
SOT146-1
D seating plane
ME
A2
A
L
A1
c Z e b1 b 20 11 MH wM (e 1)
pin 1 index E
1
10
0
5 scale
10 mm
DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches A max. 4.2 0.17 A1 min. 0.51 0.020 A2 max. 3.2 0.13 b 1.73 1.30 0.068 0.051 b1 0.53 0.38 0.021 0.015 c 0.36 0.23 0.014 0.009 D
(1)
E
(1)
e 2.54 0.10
e1 7.62 0.30
L 3.60 3.05 0.14 0.12
ME 8.25 7.80 0.32 0.31
MH 10.0 8.3 0.39 0.33
w 0.254 0.01
Z (1) max. 2.0 0.078
26.92 26.54 1.060 1.045
6.40 6.22 0.25 0.24
Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION SOT146-1 REFERENCES IEC JEDEC EIAJ SC603 EUROPEAN PROJECTION
ISSUE DATE 92-11-17 95-05-24
1997 Jun 05
16
Philips Semiconductors
Product specification
Horizontal and vertical deflection controller for VGA/XGA and multi-frequency monitors
SOLDERING Introduction There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used. This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011). Soldering by dipping or by wave The maximum permissible temperature of the solder is 260 C; solder at this temperature must not be in contact DEFINITIONS Data sheet status Objective specification Preliminary specification Product specification Limiting values
TDA4850
with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds. The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature (Tstg max). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit. Repairing soldered joints Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 C, contact may be up to 5 seconds.
This data sheet contains target or goal specifications for product development. This data sheet contains preliminary data; supplementary data may be published later. This data sheet contains final product specifications.
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Where application information is given, it is advisory and does not form part of the specification. LIFE SUPPORT APPLICATIONS These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale
1997 Jun 05
17
Philips Semiconductors
Product specification
Horizontal and vertical deflection controller for VGA/XGA and multi-frequency monitors
NOTES
TDA4850
1997 Jun 05
18
Philips Semiconductors
Product specification
Horizontal and vertical deflection controller for VGA/XGA and multi-frequency monitors
NOTES
TDA4850
1997 Jun 05
19
Philips Semiconductors - a worldwide company
Argentina: see South America Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. +61 2 9805 4455, Fax. +61 2 9805 4466 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 1 60 101, Fax. +43 1 60 101 1210 Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 200 733, Fax. +375 172 200 773 Belgium: see The Netherlands Brazil: see South America Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 689 211, Fax. +359 2 689 102 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700 Colombia: see South America Czech Republic: see Austria Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. +45 32 88 2636, Fax. +45 31 57 0044 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615800, Fax. +358 9 61580920 France: 4 Rue du Port-aux-Vins, BP317, 92156 SURESNES Cedex, Tel. +33 1 40 99 6161, Fax. +33 1 40 99 6427 Germany: Hammerbrookstrae 69, D-20097 HAMBURG, Tel. +49 40 23 53 60, Fax. +49 40 23 536 300 Greece: No. 15, 25th March Street, GR 17778 TAVROS/ATHENS, Tel. +30 1 4894 339/239, Fax. +30 1 4814 240 Hungary: see Austria India: Philips INDIA Ltd, Shivsagar Estate, A Block, Dr. Annie Besant Rd. Worli, MUMBAI 400 018, Tel. +91 22 4938 541, Fax. +91 22 4938 722 Indonesia: see Singapore Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200 Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007 Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3, 20124 MILANO, Tel. +39 2 6752 2531, Fax. +39 2 6752 2557 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108, Tel. +81 3 3740 5130, Fax. +81 3 3740 5077 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381 Middle East: see Italy Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Tel. +31 40 27 82785, Fax. +31 40 27 88399 New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9 849 4160, Fax. +64 9 849 7811 Norway: Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000, Fax. +47 22 74 8341 Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474 Poland: Ul. Lukiska 10, PL 04-123 WARSZAWA, Tel. +48 22 612 2831, Fax. +48 22 612 2327 Portugal: see Spain Romania: see Italy Russia: Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW, Tel. +7 095 755 6918, Fax. +7 095 755 6919 Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. +65 350 2538, Fax. +65 251 6500 Slovakia: see Austria Slovenia: see Italy South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000, Tel. +27 11 470 5911, Fax. +27 11 470 5494 South America: Rua do Rocio 220, 5th floor, Suite 51, 04552-903 Sao Paulo, SAO PAULO - SP, Brazil, Tel. +55 11 821 2333, Fax. +55 11 829 1849 Spain: Balmes 22, 08007 BARCELONA, Tel. +34 3 301 6312, Fax. +34 3 301 4107 Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM, Tel. +46 8 632 2000, Fax. +46 8 632 2745 Switzerland: Allmendstrasse 140, CH-8027 ZURICH, Tel. +41 1 488 2686, Fax. +41 1 481 7730 Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1, TAIPEI, Taiwan Tel. +886 2 2134 2865, Fax. +886 2 2134 2874 Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260, Tel. +66 2 745 4090, Fax. +66 2 398 0793 Turkey: Talatpasa Cad. No. 5, 80640 GULTEPE/ISTANBUL, Tel. +90 212 279 2770, Fax. +90 212 282 6707 Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461 United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 181 730 5000, Fax. +44 181 754 8421 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 800 234 7381 Uruguay: see South America Vietnam: see Singapore Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD, Tel. +381 11 625 344, Fax.+381 11 635 777
For all other countries apply to: Philips Semiconductors, Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825 (c) Philips Electronics N.V. 1997
Internet: http://www.semiconductors.philips.com
SCA54
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.
Printed in The Netherlands
547047/1200/03/pp20
Date of release: 1997 Jun 05
Document order number:
9397 750 02184

▲Up To Search▲

Price & Availability of TDA4850

	To Download TDA4850 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .